ABSTRACT Ferroelectric-Hf 1−x Zr x O 2 FETs on silicon on insulator (SOI) are modeled and demonstrated with improvement on subthreshold swing (SS) and hysteresis (V T -shift), which is based on the capacitance matching concept. The minimum reverse SS = 45 mV/dec and 52 mV/dec are obtained experimentally for SOI and bulk-Si, respectively. The steep SS range (<60 mV/dec) is extended from ∼2.5 (bulk-Si) decades to ∼3.5 decades SOI. Reverse-drain-induced barrier lowering and negative differential resistance are confirmed at subthreshold region and weak inversion region, respectively.
I. INTRODUCTION
Capacitance matching is a critical criterion to achieve and optimize steep subthreshold swing with the negative capacitance (NC) concept [1] , which is a candidate to overcome the physical limitation of Boltzmann tyranny 2.3k b T/decade for MOSFET at room temperature [2] , [3] . The ferroelectric (FE) capacitance (C FE ) approaches MOS capacitance (C MOS ) and obtains high voltage amplification (A v ) due to A v = |C FE |/(|C FE | − C MOS ). The negative C FE compensates the positive C MOS for the gate stack of the device, resulting in sub-60 mV/dec operation; therefore, the two capacitances can be adjusted to match. However, the range of C FE is restricted by C MOS compatible ultra-thin HfZrO x (HZO) (<10 nm), which is extensively studied in recent reports for the ferroelectric NC effect [4] , [5] . An advantage of the finite semiconductor channel based FETs such as SOI (silicon-on-insulator) FETs, FinFETs and TMD (transition metal dichalcogenide) FETs [6] - [8] is adjusting C MOS for capacitance matching to achieve steep subthreshold swing. The added Si and buried oxide (BOX) capacitances for SOI are simulated to validate the concept [9] - [11] . In this study, FE-HZO FET is demonstrated to achieve subthreshold swing and hysteresis improvement. The concept of coupling capacitance matching to C FE leads to the viability of NC-FET on SOI.
II. MODELING AND EXPERIMENTAL
The schematic diagram of FE-HZO FET on SOI shows the series combination of the capacitances with interfacial layer (IL), silicon channel (70 nm), buried oxide (BOX) (200 nm) and substrate as shown in Fig. 1 (a) . TCAD simulations for FE-HZO FET on SOI are considered with main physical models, including the drift diffusion model, density gradient quantum model, high field saturation, Shockley-Read-Hall (SRH) recombination, and Auger recombination [12] . Fig. 1 (b) shows the experimentally measured P-V data (polarization-voltage) of metal / FE-HZO (5 nm) / metal as black circles, as well as calculated MOS load lines of SOI and bulk-Si as the red and black line, respectively. The fitting S-shape P-V for NC shortcut 2168-6734 c 2018 IEEE. Translations and content mining are permitted for academic research only.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. VOLUME 6, 2018 path is determined by the static Landau-Khalatnikov (LK) model to extract the parameters of α = −1.5 × 10 8 m/F, β = 2.8 × 10 9 m 5 C −2 F −1 , and γ = 2.0 × 10 9 m 9 C −4 F −1 . The modeling is based on the continuity of the electric field between the FE and dielectric layers to calculate the voltage drop in the ferroelectric material (V FE ). The SOI load line and fitting S-shape P-V crossover in the lower charge region of negative slope, compared with that of bulk-Si. This indicates a wider range for negative C FE on SOI for capacitance matching; therefore, SOI is beneficial for steep SS operation with the NC effect. Fig. 1 (c) shows the Q-C (charge density vs. capacitance) characteristics for bulk-Si and SOI. The smaller crossover range of C MOS and |C FE | of SOI leads to improved hysteresis. Note that the significant difference on C MOS for bulk-Si and SOI occurred at weak inversion in the subthreshold region. This is due to the strong inversion formation that may completely shield the contribution of added capacitance by SOI, such as C SOI , C BOX , and C Sub . This would lead to similar C MOS for SOI and bulk-Si at strong inversion. The FE-HZO FET on SOI is fabricated by using the standard 6-inch MOS-based line in this study. The ultrathin ferroelectric films of HZO are deposited directly on Si substrate by ALD (atomic layer deposition), and then TaN is deposited with a thickness of 120 nm by PVD (physical vapor deposition) to cover the prior ferroelectric/dielectric layer sequentially. The FETs are defined by photolithography using an i-Line stepper and etched by RIE (reactive-ion etching) to fabricate the MESA isolation. The annealing process for the HZO crystallization with ferroelectricity and source/drain activation is carried out by RTA (rapid thermal annealing) in ambient Ar for 30 sec. The GI-XRD (grazing incidence X-ray diffraction) is performed in Fig. 2 (a) for 3-5 nm-thick HZO after annealing and removal of the TaN capping metal. The polycrystalline nature is confirmed and appears to be a mixture of monoclinic and tetragonal/orthorhombic/cubic phases.
III. RESULTS AND DISCUSSION
A physical thickness of 5-6 nm FE-HZO and several monolayers of SiO x with thickness 0.6-0.9 nm are characterized by cross-sectional HR-TEM as shown in Fig. 2(b) . The thicknesses of Si and BOX are 60-70 nm and 200 nm, respectively. The lattice image of HZO is observed due to crystallization formation with annealing. Fig. 3 indicates that a smaller SS min is obtained for SOI compared with bulk-Si, and the optimized RTA conditions are 550 • C and 600 • C for annealing. Fig. 4 (a) & 4 (b) show the transfer characteristics (I DS V GS ) of FE-HZO FET after 550 • C annealing. For forward sweep, there are two SS valleys in SS vs. I DS , which indicates a different current mechanism. The SS valley at higher current level is believed to be caused by NC boost. Sub-60 mV/dec is achieved and extended from ∼2.5 decades (bulk-Si) to ∼3.5 decades (SOI), and the minimum SS rev = 45 mV/dec and 52 mV/dec for SOI and bulk-Si, respectively, as shown in Fig. 4(b) . Note that the SS for of FE-HZO FETs exhibits rather poor, the similar trend is obtained in previous works [13] , [14] . The explanation is the electrons trapped at the FE-HZO/IL(SiO x ) interface, it leads polarization in minor loop with incomplete flipping dipole domain and difficult to completely overcome coercive voltage with forward sweep [13] . Therefore, the NC effect is diminished by effective V T increasing due to electron trapping [14] . Furthermore, the asymmetric track on the P-E curve coupling with C MOS is also possible reason, which the reverse sweep tracks along the negative slope "shortcut path" of P-E and therefore benefitted from NC boost to result in a steep SS rev [15] . However, this effect of asymmetric track on the P-E accompanies a certain hysteresis for NC-FETs. The smaller hysteresis in SOI is also obtained due to capacitance matching according to I DS V GS in Fig. 4(a) . Fig. 4 (c) and (d) demonstrate that the SS min and hysteresis ( V T ) distribution of FE-HZO FET after annealing are improved for SOI compared with that of bulk-Si. Note that the statistics of SS and hysteresis in Fig. 4 (a) and (d) is extracted from more than 30 devices. The voltage drop across FE is lower in case of SOI NCFET since V G = V int + V FE , and V int is higher for SOI in Fig. 1(d) . A lower polarization can explain lower hysteresis on SOI NCFET (∼2Pr/C FE ) as shown in Fig. 4(a)&(d) . Fig. 5 (a) and (b) show I DS -V GS and I DS -V DS current characteristics, reverse-DIBL and NDR (negative differential resistance) to validate the NC effect on SOI substrate. For I DS -V GS , the gate sweep range are −2V to +2V for forward, and +2V to −2V for reverse. The inset of Fig. 5 (a) enlarges I DS -V GS to observe the reverse-DIBL which occurs at the subthreshold region. The NDR is obtained at the weak inversion region, i.e., V GS > V T , and V GS decreasing (reverse). The causes of reverse-DIBL and NDR can be explained by the polarization along the channel of the ferroelectric layer and the source to drain band diagram [16] . When gate voltage is applied, the polarization charge at the ferroelectric material layer induces a reverse polarized electric field and causes voltage amplification. However, the reverse polarized electric field and voltage amplification become weak as the V DS increases. Therefore, compared with conventional MOSFET, an opposite phenomenon is observed with NCFET. The barrier in the channel near the source side at large V DS is higher than at small V DS in the conduction band diagram and leads to the current degradation.
IV. CONCLUSION
The modeling and demonstration on FE-HZO FETs on SOI is studied for steep subthreshold swing and hysteresis improvement based on capacitance matching. Reverse-DIBL and NDR validated that NC occurred with a surface potential bending booster. The concept is useful for materials with finite semiconductor thickness, such as SOI, FinFET and the TMD 2D material, for which C MOS can be adjusted for 902 VOLUME 6, 2018
capacitance matching to achieve steep subthreshold swing. The proposed technology of FE-HZO FETs on SOI has the advantage of process compatibility.
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